Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement

نویسندگان

  • John M. Emmert
  • Dinesh Bhatia
چکیده

still leaves identifying which LBs are to be reconngured. For fault tolerance , this entails fault detection/location. For yield enhancement, a method for identifying faulty LBs that is transparent to the user is required.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Error Compensation and Self-Repair for FPGA- based Processors

The successful usage of FPGAs in critical applications depends on reliability and hence mitigation methodologies are needed in order to handle and correct any kind of faults caused at the minimum cost in hardware and power. This paper presents an approach based on the combination of a diagnostic self-test in a processor for the detection and the mitigation of faults by means of two proposed des...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

Error Recovery Mechanism using Dynamic Partial Reconfiguration

In this paper an error recovery mechanism for SRAM based FPGA systems is presented. Previous recovery methods employ processor cores as a reconfiguration controller consuming notable amount of device resources and introducing additional error detection and recovery latency. The described mechanism is controlled by a finite state machine architecture providing small hardware overhead and short r...

متن کامل

Self-Stabilization Testing of LUT-Based FPGA Designs by Fault Injection

New testing methods are required as the complexity of Field Programmable Gate Array (FPGA) designs grow rapidly and time-to-market demands shorten. In this paper we propose a new, physical fault injection method for the test of a system’s self-stabilizing property, that is its intrinsic ability to recover from transient faults. Therefore we inject transient faults in Look-Up Table (LUT)-based F...

متن کامل

On-line Diagnosis and Reconfiguration of FPGA Systems

Fault tolerance is becoming an important issue for the effective use of FPGA-based architectures in missioncritical applications. This paper introduces an innovative approach to design FPGA systems with on-line diagnosis and reconfiguration, at a limited cost in terms of FPGA redundant resources and interconnections. The technique is based on high-level synthesis of the self-checking datapath t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997